

October 1989 Revised August 1999

### 74FR16541

## 16-Bit Buffer/Line Driver with 3-STATE Outputs

### **General Description**

The 74FR16541 contains sixteen non-inverting buffers with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The device is byte controlled. Each byte has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

#### **Features**


- Non-inverting buffers
- 3-STATE outputs drive bus lines
- Output sink capability of 64 mA, source capability of
- Separate 3-STATE control pins for each byte
- Guaranteed multiple output switching, 250 pF delays and pin-to-pin skew
- 16-bit version of the 74F541, 74F244 or 74FR244


### **Ordering Code:**

Order Number	Package Number	Package Description					
74FR16541QC	V44A	44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square					
74FR16541SSC	MS48A	48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide					


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagrams**





### **Logic Symbol**



# **Pin Descriptions**


Pin Names	Description
<del>OE</del> n	Output Enable Inputs
I <sub>0</sub> -I <sub>15</sub>	Inputs
O <sub>0</sub> -O <sub>15</sub>	3-STATE Outputs

## **Truth Table**

		Outputs					
Byte1	[0:7]	Byte2 [8:15]		I <sub>0</sub> –I <sub>7</sub>	I <sub>8</sub> -I <sub>15</sub>	00-07	O <sub>8</sub> -O <sub>15</sub>
OE <sub>1</sub>	OE <sub>2</sub>	OE <sub>3</sub>	OE <sub>4</sub>				
L	L	L	L	Н	Н	Н	Н
Н	Χ	L	L	Х	L	Z	L
Х	Н	L	L	Х	Н	Z	Н
L	L	Н	Χ	L	Х	L	Z
L	L	Х	Н	Н	Χ	Н	Z
Н	Н	Н	Н	Х	Χ	Z	Z
L	L	L	L	L	L	L	L

- H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

# **Logic Diagram**



## **Absolute Maximum Ratings**(Note 1)

### **Recommended Operating Conditions**

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C

Junction Temperature under Bias  $-55^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ V<sub>CC</sub> Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 2) -0.5V to +7.0VInput Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with  $V_{CC} = 0V$ )

Standard Output 3-STATE Output -0.5V to +5.5V

Current Applied to Output

in LOW State (Max) Twice the Rated  $I_{OL}$  (mA) ESD Last Passing Voltage (Min) 4000V

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

-0.5V to  $V_{CC}$  Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH	2.4			V	Min	$I_{OH} = -3 \text{ mA}$
	Voltage	2.0			V	IVIIII	$I_{OH} = -15 \text{ mA}$
V <sub>OL</sub>	Output LOW Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input HIGH Current			5.0	μΑ	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current					μΑ Мах	V <sub>IN</sub> = 7.0V
	Breakdown Test			7.0	μΑ		$(\overline{OE}_n)$
I <sub>IL</sub>	Input LOW Current			-120	μА	Max	V <sub>IN</sub> = 0.5V
Ios	Output Short-Circuit	-100		-225	mA	Max	v
	Current	-100		-223	mA	iviax	V <sub>OUT</sub> = 0V
I <sub>OZH</sub>	Output Leakage Current		0	20	μΑ	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current		0	-20	μА	Max	V <sub>OUT</sub> = 0.5V
I <sub>CEX</sub>	Output HIGH Leakage Current			50	μΑ	Max	$V_{OUT} = V_{CC}$
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA
							All Other Pins Grounded
I <sub>OD</sub>	Output Circuit Leakage Current			3.75	μΑ	0.0	V <sub>IOD</sub> = 150 mV
							All Other Pins Grounded
I <sub>ZZ</sub>	Bus Drainage Test			100	μΑ	0.0	V <sub>OUT</sub> = 5.25V
I <sub>CCH</sub>	Power Supply Current		35	50	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current		92	110	mA	Max	$V_O = LOW$
I <sub>CCZ</sub>	Power Supply Current		36	50	mA	Max	$V_O = HIGH Z$
C <sub>IN</sub>	Input Capacitance		8		pF	5.0	

### **AC Electrical Characteristics**

Symbol	Parameter		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50 \text{ pF}$			$T_A = 0$ °C to +70°C $V_{CC} = +5.0$ V $C_L = 50$ pF	
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5	2.8	4.3	1.5	4.3	ns
t <sub>PHL</sub>	I <sub>n</sub> to O <sub>n</sub>	1.5	2.4	4.3	1.5	4.3	
t <sub>PZH</sub>	Output Enable Time	3.6	5.8	11.6	3.6	11.6	no
$t_{PZL}$		3.6	6.6	11.6	3.6	11.6	ns
t <sub>PHZ</sub>	Output Disable Time	1.8	4.0	6.6	1.8	6.6	no
$t_{PLZ}$		1.8	4.1	6.6	1.8	6.6	ns


### **Extended AC Characteristics**

Symbol	Parameter	$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$ $C_L = 50$ pF 16 Outputs Switching (Note 4)		$T_A = 0$ °C to $+70$ °C $V_{CC} = +5.0V$ $C_L = 250$ pF (Note 5)		Units
		Min	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	1.5	5.7	3.0	9.0	ns
t <sub>PHL</sub>	$A_n$ to $B_n$ or $B_n$ to $A_n$	1.5	5.7	3.0	9.0	113
t <sub>PZH</sub>	Output Enable Time	3.6	12.5			ns
t <sub>PZL</sub>		3.6	12.5			115
t <sub>PHZ</sub>	Output Disable Time	1.8	6.6			ns
t <sub>PLZ</sub>		1.8	6.6			115
t <sub>osHL</sub>	Pin-to-Pin Skew		1.5			ns
(Note 3)	for HL Transitions		1.5			115
t <sub>osLH</sub>	Pin-to-Pin Skew		1.3			ns
(Note 3)	for LH Transitions		1.3			115
t <sub>ost</sub>	Pin-to-Pin Skew		2.0			ns
(Note 3)	for HL/LH Transitions		2.0			113


Note 3: Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW, (tosHL), LOW-to-HIGH, (tosLH), or HIGH-to-LOW and/or LOW-to-HIGH, (tost). Specifications guaranteed with all outputs switching in phase.

Note 4: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all LOW-to-HIGH, HIGH-to-LOW, 3-STATE-to-HIGH, etc.

Note 5: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.



44-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.650 Square Package Number V44A



48-Lead Small Shrink Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Package Number MS48A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com